AmpBenzScientist @AmpBenzScientist@social.cleverlibre.org
Joined Jan 2020
@thor There should be a government agent watching out of sight to make sure that there isn't misinformation in the forecast.
All the worlds a stage and we are merely players.
@thor The Democratic Weather Forecast.
AmpBenzScientist
boosted
AmpBenzScientist
boosted
AmpBenzScientist
boosted
Each #RISCV Core in #JH7110 can be programmed individually to receive Interrupts ... In Machine or Supervisor Modes
Article: https://lupyuen.codeberg.page/articles/plic.html#memory-map
AmpBenzScientist
boosted
🇳🇱
Hahaha, I can see that... but I do. The one thing that happens when im not on meds is i spread myself too thin doing too many things at once while following through on none of it. On the meds I get stuff done and tend to focus on one thing at a time, I just get very frustrated.
On the drugs ill follow through on something and it will be mediocer... off the drugs i wont follow through on any project but ill have 100 brilliant ideas.
Usually if i dont have a 9-5 ideally ill go through cycles on and off. When off I come up with ideas and take notes, and when on it i pick an idea and follow through, rinse repeat.
The sweet spot for me is 1-2 weeks on it. In that case I am hyper focused, no frustration, Its the sweet spot.
@freemo It is a good way to flex on peers. Perhaps MISRA C++ could be the answer.
AmpBenzScientist
boosted
@freemo Assembly for protecting the memory should work. It might be easier to just use Assembly nested in the code or call cookie cutter code to do the same thing.
A read of the object into protected memory would allow two objects to exist at once. The secure processor would have the immutable one and the user mode would have the mutable one. Depending on what is needed, either could be called by reference.
There's the secure processing on modern CPUs. That's going to be some awkward Assembly but the object would be as immutable as possible while remaining mutable. It could also be done by using the OS.
AmpBenzScientist
boosted
#RISCV Genealogy Report: "lineage and genealogy (of) each instruction found in the RISC-V ISA by tracing each instruction’s origin" (2016)
https://live-risc-v.pantheonsite.io/technical/specifications/risc-v-genealogy/
AmpBenzScientist
boosted
Here's the answer: UART Registers on Star64 #JH7110 are spaced differently from QEMU!
Article: https://lupyuen.codeberg.page/articles/privilege.html#uart-registers-are-spaced-differently
AmpBenzScientist
boosted
Qualcomm, NXP, Bosch, Infineon and Nordic team up to work on #RISCV products
https://liliputing.com/qualcomm-nxp-bosch-infineon-and-nordic-team-up-to-work-on-risc-v-products/
AmpBenzScientist
boosted
I am completely new to this world. Everything I know is from the internet - hamstudy.org & YouTube primarily. The prospect of communicating with satellites is thrilling to me! I'm also interested in the "surival" uses of alternative forms of communication. #introduction #ham
AmpBenzScientist
boosted
I am making tons of progress on my #OSS . #FOSS APRS project called #Digipex.
I got an igate relay hosted (this will be neccesary to ensure we can get dup packets):
I got a web-app going that will display allt he clients on the map and give some statistics/status info:
I also have the most important part, working code that talks to the radios and routes / rewrites packets. Right now it can send/receive, digipeat, and gate to and from the igate.
The code for digipex is here: https://git.qoto.org/digipex/digipex
And you can see some information about my particular digipex node here:
https://hub.digipex.io/views/overview.php?id=43449
The picture below is of a microcomputer (like a raspberry pi, its a khadas) running digipex and showing the packets it deals with on the miniature screen.
@skyblond Also don't put a massive library right next to a river.
AmpBenzScientist
boosted
#NuttX Shell runs OK on #Star64 JH7110 #RISCV SBC! 🎉 ... But 16550 UART Controller fires too many Spurious Interrupts ... Each Dot = 1 Million Interrupts! 😲
Source: https://github.com/lupyuen/nuttx-star64#nuttx-star64-handles-uart-interrupts
AmpBenzScientist
boosted
AmpBenzScientist
boosted
"IBM Mainframe: How it runs and why it survives" 🥲
AmpBenzScientist
boosted
Joined Jan 2020
