"#RISCV made the decision not to have Condition Codes ... Emulating x86-64 quickly on RISC-V is likely to be much harder because of this choice"
https://queue.acm.org/detail.cfm?id=3639445
CleverLibre Social is an inclusive social instance for open discussion, learning, and community. All cultures welcome. Hate speech and harassment strictly forbidden.
