Show newer

@AmpBenzScientist Yep sure, I'll be comparing the reverse-engineered C code with the RISC-V assembly code

@lupyuen @freemo Just be aware that it has errors. I dug through the documentation on the ISA and discovered that the Atomic extension was causing the illegal instructions due to two instructions not being supported with the extension. I'm testing my new processor in Ghidra and I haven't found any of the old warnings yet.

@AmpBenzScientist @freemo Nice! I'm starting to read your reverse-engineered code. I'll be writing about my findings

Show older
CleverLibre Social

CleverLibre Social is an inclusive social instance for open discussion, learning, and community.
All cultures welcome.
Hate speech and harassment strictly forbidden.